vlsi projects for mtech,vlsi projects using microwind,vlsi projects using vhdl,Available VLSI,FPGA,Xilinx,Spartan,Virtex,Verilog,VHDL Projects Based on Design,Simulation and Hardware Implementation in Bangalore**For Latest IEEE 2015-2016 VLSI Final Year Engineering Titles,IEEE 2015 Base Paper***Contact:9591912372

Project Categories

    Electronics Projects ECE Projects EEE Projects Mechanical Projects Biomedical Projects telecommunication Projects instrumentation projects Projects computer science projects Projects Power Electronics Projects VLSI Projects DSP Projects Matlab Projects IEEE Projects
System Verilog Projects
System Verilog Projects,Modelsim Projects,systemverilog lrm,IEEE System Verilog Projects,2016 System Verilog Projects, 2015 IEEE System Verilog Projects,IEEE Modelsim Projects,ieee systemverilog
Projectsatbangalore, offers VLSI Projects to students in various areas like

IEEE 2015 VLSI PROJECTS TITLES

1. VLSI Implementation of an adaptive Edge Enhanced color interpolation Processor for Real-Time Video Applications

2. Demonstrating HW-SW Transient Error Mitigation on the single-chip cloud computer data plane

3. Enhanced Memory reliability against multiple cell upsets using Decimal Matrix code

4. Wear out Resilience in NOCs through an Aging Aware Adaptive Routing Algorithm

5. High-Performance H.264/AVC Intra-Prediction Architecture for Ultra High Definition Video Applications On-Chip Memory Hierarchy in one Coarse-Grained Reconfigurable Architecture to compress memory space and to reduce time

6. A Voltage based Leakage current calculation scheme and its application to Nanoscale and FinFET Standard cell designs

7. High Throughput and Low complexity BCH decoding Architecture for Solid-State Drives

8. Nonbinary LDPC Decoder based on Simplified Enhanced Generalized Bit-Flipping Algorithm

9. A 2-D Interpolation based ORD Processor with Partial Layer Mapping for MIMO-OFDM Systems

10.Digitally controlled Pulse Width Modulator for On-Chip Power Management

11. UNION: A Unified Inter/Intrachip Optical Network for Chip Multiprocessors

12. High-Throughput Multistandard Transform Core supporting MPEG/H.264/VC-1 using Common Shared Distributed Arithmetic

13. Alogirthm and Architecture for a Low-Power Content Addressable Memory based on Sparse Clustered Networks

14. A Variation-Aware Preferential Design approach for Memory- Based Reconfigurable Computing

15. Asynchronous Domino Logic Pipeline Design Based on Constructed Critical data path

16. Low-Power Digital Signal Processor Architecture for Wireless Sensor Nodes

17. Application Mapping Onto Mesh-Based Network-On-Chip using Discrete Particle Swarm Optimization

18. Novel Reconfigurable Hardware Architecture for Polynomial Matrix Multiplications

19. Single-Bit Pseudo Parallel Processing Low-oversampling Delta-Sigma Modulator suitable for SDR Wireless Transmitters

20. A Lattice Reduction Aided MIMO Channel Equalizer in 90 nm CMOS achieving 720 Mb/s

21. Low Power, Minimally Invasive Process Compensation Technique for Sub-Micron CMOS Amplifiers

22. Low-Energy Two-stage Algorithm for High Efficiency Epileptic Seizure Detection

23. An Ultralow Power Multirate FSK Demodulator for High-Speed Biomedical Zero-IF Receivers

24. Ultra-High Throughput Low-Power Packet Classification

25. Level-Converting Retention Flip-Flop for Reducing Standby Power in ZigBee SOC's

26. Area-Delay-Power Efficient Fixed-point LMS Adaptive filter with low adaptation delay

27. Energy Efficiency Optimization through codesign of the Transmitter and Receiver in High-speed On-Chip Interconnects

28. A Fast application based supply voltage optimization method for dual voltage FPGA

29. Reliable Low-Power Multiplier Design using Fixed-Width Replica Redundancy block

30. Low-Power Pulse-Triggered Flip-Flop Design based on a signal feed-through




2016 IEEE VLSI Projects



1. A Closed-Loop Reconfigurable Switched-Capacitor DC-DC Converter For Sub-mW Energy Harvesting Applications

2. A Generalization Of Addition Chains And Fast Inversions In Binary Fields

3. A Generalized Algorithm And Reconfigurable Architecture For Efficient And Scalable Orthogonal Approximation Of Dct

4. A Low Complexity Scaling Method For The Lanczos Kernel In Fixed-Point Arithmetic

5. A Multicycle Test Set Based On A Two-Cycle Test Set With Constant Primary Input Vectors

6. A Self-Powered High-Efficiency Rectifier With Automatic Resetting Of Transducer Capacitance In Piezoelectric Energy Harvesting Systems

7. A Synergetic Use Of Bloom Filters For Error Detection And Correction

8. Aging-Aware Reliable Multiplier Design With Adaptive Hold Logic

9. Algorithm And Architecture For A Low-Power Content-Addressable Memory Based On Sparse Clustered Networks

10. An Efficient Constant Multiplier Architecture Based On Vertical-Horizontal Binary Common Sub-Expression Elimination Algorithm For Reconfigurable Fir Filter Synthesis

11. Comments On "Low-Latency Digit-Serial Systolic Double Basis Multiplier Over GF (2m ) Using Subquadrat Ic Toeplitz Matrix- Vector Product Approach"

12. Communication Optimization Of Iterative Sparse Matrix - Vector Multiply On GPUs And FPGAs

13. Efficient Coding Schemes For Fault-Tolerant Parallel Filters

14. Efficient Sub Quadratic Space Complexity Architectures For Parallel Mpb Single- And 16. For All Trinomials Using Toeplitz Matrix-Vector Product Decomposition

15. Fast Sign Detection Algorithm For The Rns Moduli Set {2n+1 - 1, 2n - 1,2n}

16. Fault Tolerant Parallel Filters Based On Error Correction Codes

17. Fine-Grained Critical Path Analysis And Optimization For Area-Time Efficient Realization Of Multiple Constant Multiplications

18. Flexible DSP Accelerator Architecture Exploiting Carry-Save Arithmetic

19. Fully Reused VLSI Architecture Of Fm0/Manchester Encoding Using Sols Technique For DSRC Applications

20. High - Throughput Finite Field Multipliers Using Redundant Basis For Fpga And Asic Implementations

21. Low Delay Single Symbol Error Correction Codes Based On Reed Solomon Codes

22. Low-Complexity Tree Architecture For Finding The First Two Minima

23. Low-Latency High-Throughput Systolic Multipliers Over For Nist Recommended Pentanomials

24. Low-Power And Area-Efficient Shift Register Using Pulsed Latches

25. Low-Power Programmable PRPG With Test Compression Capabilities

26. Mixing Drivers In Clock-Tree For Power Supply Noise Reduction

27. New Regular Radix-8 Scheme For Elliptic Curve Scalar Multiplication Without Pre-Computation

28. Novel Block-Formulation And Area-Delay - Efficient Reconfigurable Interpolation Filter Architecture Formulti - Standard SDR Applications

29. Novel Shared Multiplier Scheduling Scheme For Area-Efficient FFT/IFFT Processors

30. Obfuscating DSP Circuits Via High-Level Transformations

31. One Minimum Only Trellis Decoder For Non – Binary Low - Density Parity - Check Codes

32. Partially Parallel Encoder Architecture For Long Polar Codes

33. Piecewise-Functional Broadside Tests Based On Reachable States

34. Pre-Encoded Multipliers Based On Non-Redundant Radix-4 Signed-Digit Encoding

35. Recursive Approach To The Design Of A Parallel Self-Timed Adder

36. Reliable Low-Power Multiplier Design Using Fixed-Width Replica Redundancy Block

37. Scan Test Bandwidth Management For Ultralarge-Scale System-On-Chip Architectures

38. Simplified Trellis Min–Max Decoder Architecture For Nonbinary Low-Density Parity-Check Codes

39. Skewed-Load Test Cubes Based On Functional Broadside Tests For A Low-Power Test Set

40. VLSI Computational Architectures For The Arithmetic Cosine Transform

For VLSI FPGA IEEE 2014-2015 Project Titles Email to: [email protected]



Projects at Bangalore offers Final Year students Engineering projects - ME projects,M.Tech projects,BE Projects,B.Tech Projects in VLSI Projects,VHDL Projects


System Verilog Projects,Modelsim Projects,systemverilog lrm,IEEE System Verilog Projects,2016 System Verilog Projects, 2015 IEEE System Verilog Projects,IEEE Modelsim Projects,ieee systemverilog
System Verilog Projects,modelsim systemverilog,system verilog assertoff,modelsim systemverilog tutorial,modelsim verilog testbench example,testing verilog code,testing verilog Projects,IEEE testing verilog Projects,2016 IEEE VLSI testing Projects,IEEE 2015 VLSI Testing Projects,VLSI Testing Projects
Facebook Twitter MTech Projects